

MOS INTEGRATED CIRCUIT $\mu PD3728DZ$

7300 PIXELS × 3 COLOR CCD LINEAR IMAGE SENSOR

DESCRIPTION

The μ PD3728DZ is a high-speed and high sensitive color CCD (Charge Coupled Device) linear image sensor which changes optical images to electrical signal and has the function of color separation.

The μ PD3728DZ has 3 rows of 7300 pixels, and it is a 2-output/color type CCD sensor with 2 rows/color of charge transfer register, which transfers the photo signal electrons of 7300 pixels separately in odd and even pixels. Therefore, it is suitable for 600 dpi/A3 high-speed color digital copiers and so on.

FEATURES

• Valid photocell : 7300 pixels × 3

• Photocell pitch : 10 μ m

 \bullet Line spacing : 40 μ m (4 lines) Red line - Green line, Green line - Blue line

• Color filter : Primary colors (red, green and blue), pigment filter (with light resistance 10⁷ lx•hour)

• Resolution : 24 dot/mm A3 (297 × 420 mm) size (shorter side)

Drive clock level : CMOS output under 5 V operation
 Data rate : 40 MHz MAX. (20 MHz/1 output)

• Output type : 2 outputs in phase/color

Power supply : +12 V

• On-chip circuits : Reset feed-through level clamp circuits

Voltage amplifiers


ORDERING INFORMATION

Part Number	Package
μPD3728DZ	CCD linear image sensor 36-pin ceramic DIP (CERDIP) (15.24 mm (600))

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



BLOCK DIAGRAM







PIN CONFIGURATION (Top View)

CCD linear image sensor 36-pin ceramic DIP (CERDIP) (15.24 mm (600))


• μPD3728DZ



PHOTOCELL STRUCTURE DIAGRAM



PHOTOCELL ARRAY STRUCTURE DIAGRAM (Line spacing)





ABSOLUTE MAXIMUM RATINGS $(T_A = +25^{\circ}C)$

Parameter	Symbol	Ratings	Unit
Output drain voltage	Vod	−0.3 to +15	٧
Shift register clock voltage	$V_{\phi 1}, V_{\phi 1L}, V_{\phi 10}, V_{\phi 2}, V_{\phi 20}$	−0.3 to +8	٧
Reset gate clock voltage	V _Ø RB	−0.3 to +8	٧
Reset feed-through level clamp clock voltage	V _Ø CLB	−0.3 to +8	٧
Transfer gate clock voltage	V _φ TG1 to V _φ TG3	−0.3 to +8	٧
Operating ambient temperature	TA	−25 to +60	°C
Storage temperature	T _{stg}	-40 to +100	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

RECOMMENDED OPERATING CONDITIONS ($T_A = +25$ °C)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Output drain voltage	Vod	11.4	12.0	12.6	V
Shift register clock high level	V _φ 1H, V _φ 1LH, V _φ 10H, V _φ 2H, V _φ 20H	4.5	5.0	5.5	V
Shift register clock low level	V_{ϕ} 1L, V_{ϕ} 1LL, V_{ϕ} 10L, V_{ϕ} 2L, V_{ϕ} 20L	-0.3	0	+0.5	V
Reset gate clock high level	V _∅ RBH	4.5	5.0	5.5	V
Reset gate clock low level	V _∅ RBL	-0.3	0	+0.5	V
Reset feed-through level clamp clock high level	V_{ϕ} CLBH	4.5	5.0	5.5	V
Reset feed-through level clamp clock low level	V _∅ CLBL	-0.3	0	+0.5	V
Transfer gate clock high level	V _Ø тg1н to V _Ø тg3н	4.5	V_{ϕ} 1H	$V_{\phi 1H}^{ m Note}$	V
			(V _{\$\phi\$ 10H)}	(V _∅ 10H)	
Transfer gate clock low level	V _φ TG1L to V _φ TG3L	-0.3	0	+0.5	V
Data rate	2føRB	-	2	40	MHz

Note When Transfer gate clock high level ($V_{\phi TG1H}$ to $V_{\phi TG3H}$) is higher than Shift register clock high level ($V_{\phi 1H}$ ($V_{\phi 10H}$)), Image lag can increase.

Remark Pin 9 (ϕ 10) and pin 28 (ϕ 20) should be open to decrease the influence of input clock noise to output signal waveform, in case of operating at low or middle speed range; data rate under 24 MHz or so.



ELECTRICAL CHARACTERISTICS

 $T_A = +25$ °C, $V_{OD} = 12$ V, $f_{\phi BB} = 1$ MHz, data rate = 2 MHz, storage time = 10 ms, input signal clock = 5 V_{p-p} , light source: 3200 K halogen lamp +C-500S (infrared cut filter, t = 1 mm)+HA-50 (heat absorbing filter, t = 3 mm)

<u> </u>							
Parameter		Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Saturation voltage		Vsat		1.5	2.0	-	V
Saturation exposure	Red	SER		_	0.35	-	lx•s
	Green	SEG		_	0.39	-	lx•s
	Blue	SEB		_	0.31	-	lx•s
Photo response non-unif	ormity	PRNU	Vоит = 1.0 V	-	6.0	18.0	%
Average dark signal Note1		ADS1	Light shielding	-	1.0	5.0	mV
		ADS2		_	0.5	5.0	mV
Dark signal non-uniformit	Note1	DSNU1	Light shielding	-	2.0	5.0	mV
		DSNU2		_	1.0	5.0	mV
Power consumption		Pw		_	600	800	mW
Output impedance		Zo		_	0.3	0.5	kΩ
Response	Red	RR		3.9	5.6	7.3	V/lx•s
	Green	Rg		3.6	5.1	6.6	V/lx•s
	Blue	Rв		4.5	6.4	8.3	V/lx•s
Image lag Note1	•	IL1	Vоит = 1.0 V	_	2.0	5.0	%
		IL2		_	1.0	5.0	%
Offset level Note2		Vos		4.0	5.0	6.0	V
Output fall delay time Note	3	t d	Vоит = 1.0 V	_	20	-	ns
Register imbalance		RI	Vоит = 1.0 V	0	-	4.0	%
Total transfer efficiency		TTE	Vоит = 1.0 V, data rate = 40 MHz	95	98	-	%
Response peak	Red			_	630	-	nm
	Green			_	540	-	nm
	Blue			_	460	-	nm
Dynamic range Note1	•	DR11	V _{sat} /DSNU1	_	1000	-	times
		DR12	V _{sat} /DSNU2	_	2000	-	times
		DR21	V _{sat} / σ bit1	_	2000	-	times
		DR22	V _{sat} / σ bit2	_	4000	-	times
Reset feed-through noise Note2		RFTN	Light shielding	-500	+200	+500	mV
Random noise Note1		σ bit 1	Light shielding,	_	1.0	-	mV
		σ bit2	bit clamp mode (t _{cp} = 150 ns)	_	0.5	-	mV
		σ line1	Light shielding,	_	4.0	-	mV
		σ line2	line clamp mode (t19 = 3 μ s)	_	2.0	-	mV

Notes 1. ADS1, DSNU1, IL1, DR11, DR21, σ bit1 and σ line1 show the specification of Vour1 and Vour2. ADS2, DSNU2, IL2, DR12, DR22, σ bit2 and σ line2 show the specification of Vour3 to Vour6.

- 2. Refer to TIMING CHART 2, 5.
- **3.** When the fall time of ϕ 1L (t2') is the TYP. value (refer to **TIMING CHART 2, 5**).




INPUT PIN CAPACITANCE (TA = +25°C, Vod = 12 V)

Parameter	Symbol	Pin name	Pin No.	Min.	Тур.	Max.	Unit
Shift register clock pin capacitance 1	C _{\phi} 1	φ 1	13	_	350	500	pF
			23	-	350	500	pF
		φ 10	9	-	350	500	pF
Shift register clock pin capacitance 2	C _{\$\phi\$2}	φ2	14	_	350	500	pF
			24	_	350	500	pF
		φ20	28	_	350	500	pF
Last stage shift register clock pin capacitance	C _{\phi} L	φ 1L	29	_	10	_	pF
Reset gate clock pin capacitance	C _∅ RB	φ RB	8	_	10	_	pF
Reset feed-through level clamp clock pin capacitance	C _∅ CLB	φ CLB	30	_	10	_	pF
Transfer gate clock pin capacitance	C _∅ TG	φTG1	22	_	100	_	pF
		φTG2	21	_	100	_	pF
		φTG3	15	-	100	-	pF

Remark Pins 13, 23 (ϕ 1) and pin 9 (ϕ 10) are connected each other inside of the device.

Pins 14, 24 (ϕ 2) and pin 28 (ϕ 20) are connected each other inside of the device.


TIMING CHART 1 (Bit clamp mode, for each color)



Note Input the ϕ RB and ϕ CLB pulses continuously during this period, too.




TIMING CHART 2 (Bit clamp mode, for each color)




Symbol	Min.	Тур.	Max.	Unit
t1, t2	0	50	-	ns
t1', t2'	0	5	_	ns
t3	17	50	-	ns
t4	5	200	_	ns
t5, t6	0	20	_	ns
t7	17	150	_	ns
t8, t9	0	20	_	ns
t10	-10 Note 1	+50	_	ns
t11	-5 Note 2	+50	_	ns
tcp	5	150	-	ns

Notes 1. Min. of t10 shows that the ϕ RB and ϕ CLB overlap each other.




2. Min. of t11 shows that the ϕ 1L and ϕ CLB overlap each other.






TIMING CHART 3 (Bit clamp, for each color)




Symbol	Min.	Тур.	Max.	Unit
t11	−5 Note 2	+50	ı	ns
t12	3000	10000	-	ns
t13, t14	0	50	-	ns
t15, t16	900	1000	ı	ns

Notes 1. Input the ϕ RB and ϕ CLB pulses continuously during this period, too.


2. Min. of t11 shows that the ϕ 1L and ϕ CLB overlap each other.




ϕ 1 (ϕ 10), ϕ 2 (ϕ 20) cross points



ϕ 1L, ϕ 2 (ϕ 20) cross points



Remark Adjust cross points (ϕ 1 (ϕ 10), ϕ 2 (ϕ 20)) and (ϕ 1L, ϕ 2 (ϕ 20)) with input resistance of each pin.




Note Set the ϕ RB pulse to high level during this period.

Remark Inverse pulse of ϕ TG1 to ϕ TG3 can be used as ϕ CLB.




TIMING CHART 5 (Line clamp mode, for each color)



Symbol	Min.	Тур.	Max.	Unit
t1, t2	0	50	ı	ns
t1', t2'	0	5	-	ns
t3	17	50	-	ns
t4	5	200	-	ns
t5, t6	5	20	-	ns



TIMING CHART 6 (Line clamp mode, for each color)




Symbol	Min.	Тур.	Max.	Unit
t12	3000	10000	ı	ns
t13, t14	0	50	_	ns
t15, t16	900	1000	-	ns
t17, t18	100	1000	-	ns
t19	200	t12	_	ns
t20, t21	0	20	=	ns


Note Set the ϕ RB pulse to high level during this period.

Remark Inverse pulse of the ϕ TG1 and ϕ TG3 can be used as ϕ CLB.

ϕ 1 (ϕ 10), ϕ 2 (ϕ 20) cross points



ϕ 1L, ϕ 2 (ϕ 20) cross points



Remark Adjust cross points (ϕ 1 (ϕ 10), ϕ 2 (ϕ 20)) and (ϕ 1L, ϕ 2 (ϕ 20)) with input resistance of each pin.



DEFINITIONS OF CHARACTERISTIC ITEMS

1. Saturation voltage: Vsat

Output signal voltage at which the response linearity is lost.

2. Saturation exposure : SE

Product of intensity of illumination (lx) and storage time (s) when saturation of output voltage occurs.

3. Photo response non-uniformity: PRNU


The output signal non-uniformity of all the valid pixels when the photosensitive surface is applied with the light of uniform illumination. This is calculated by the following formula.

PRNU (%) =
$$\frac{\Delta x}{\overline{x}} \times 100$$

 Δx : maximum of $|x_j - \overline{x}|$

$$\overline{x} = \frac{\sum_{j=1}^{7300} x_j}{7300}$$

x_j: Output voltage of valid pixel number j



4. Average dark signal: ADS

Average output signal voltage of all the valid pixels at light shielding. This is calculated by the following formula.

ADS (mV) =
$$\frac{\sum_{j=1}^{7300} d_j}{7300}$$

dj: Dark signal of valid pixel number j




5. Dark signal non-uniformity: DSNU

Absolute maximum of the difference between ADS and voltage of the highest or lowest output pixel of all the valid pixels at light shielding. This is calculated by the following formula.

DSNU (mV) : maximum of
$$|d_j - ADS|_{j=1 \text{ to } 7300}$$

dj : Dark signal of valid pixel number j



6. Output impedance : Zo

Impedance of the output pins viewed from outside.


7. Response: R

Output voltage divided by exposure (lx•s).

Note that the response varies with a light source (spectral characteristic).

8. Image lag: IL

The rate between the last output voltage and the next one after read out the data of a line.





9. Register imbalance: RI

The rate of the difference between the averages of the output voltage of Odd and Even pixels, against the average output voltage of all the valid pixels. This is calculated by the following formula.

RI (%) =
$$\frac{\frac{2}{n} \left| \sum_{j=1}^{\frac{n}{2}} (V_{2j-1} - V_{2j}) \right|}{\frac{1}{n} \sum_{j=1}^{n} V_{j}} \times 100$$


 $\begin{array}{ll} n & : \mbox{ Number of valid pixels} \\ V_i & : \mbox{ Output voltage of each pixel} \end{array}$

10. Random noise : σ

Random noise is defined as the standard deviation of a valid pixel output signal with 100 times (=100 lines) data sampling at dark (light shielding). This is calculated by the following formula.

$$\sigma (mV) = \sqrt{\frac{\displaystyle \sum_{i=1}^{100} \; (V_i - \overline{V})^2}{100}} \quad , \; \overline{V} = \frac{1}{100} \sum_{i=1}^{100} V_i$$

Vi: A valid pixel output signal among all of the valid pixels for each color




This is measured by the DC level sampling of only the signal level, not by CDS (Correlated Double Sampling).




STANDARD CHARACTERISTIC CURVES (Nominal)






STORAGE TIME OUTPUT VOLTAGE CHARACTERISTIC (T_A = +25°C)




TOTAL SPECTRAL RESPONSE CHARACTERISTICS (without infrared cut filter and heat absorbing filter) ($T_A = +25^{\circ}C$)






APPLICATION CIRCUIT EXAMPLE



Remarks 1. Pin 9 (ϕ 10) and pin 28 (ϕ 20) should be open to decrease the influence of input clock noise to output signal waveform, in case of operating at low or middle speed range; data rate under 24 MHz or so.


- 2. Inverters shown in the above application circuit example are the 74AC04.
- 3. B1 to B6 in the application circuit example are shown in the figure below.





PACKAGE DRAWING

CCD LINEAR IMAGE SENSOR 36-PIN CERAMIC DIP (15.24 mm (600))



Name	Dimensions	Refractive index
Glass cap	$93.0\times9.0\times1.1$	1.5

- ★ 1 1st valid pixel ← Center of package
- \times 2 The bottom of package \longrightarrow The surface of the chip
- *3 The surface of the chip \longrightarrow The surface of the glass cap

±0.25 : less than 10mm from W/F edge

±0.50 : equal or more than 10mm from W/F edge

36D-1CCD-PKG2-3



RECOMMENDED SOLDERING CONDITIONS

When soldering this product, it is highly recommended to observe the conditions as shown below.

If other soldering processes are used, or if the soldering is performed under different conditions, please make sure to consult with our sales offices.

For more details, refer to our document "Semiconductor Device Mounting Technology Manual" (C10535E).

Type of Through-hole Device

μ PD3728DZ : CCD linear image sensor 36-pin ceramic DIP (CERDIP) (15.24 mm (600))

Process	Conditions
Partial heating method	Pin temperature: 300 °C or below, Heat time: 3 seconds or less (per pin)




NOTES ON THE USE OF THE PACKAGE


The application of an excessive load to the package may cause the package to warp or break, or cause chips to come off internally. Particular care should be taken when mounting the package on the circuit board.

For this product, the reference value for the three-point bending strength Note is 180 [N] (at distance between supports: 70 mm). Avoid imposing a load, however, on the inside portion as viewed from the face on which the window (glass) is bonded to the package body (ceramic).

Note Three-point bending strength test

Distance between supports: 70 mm, Support R: R 2 mm, Loading rate: 0.5 mm/min.





NEC μ PD3728DZ

[MEMO]

[MEMO]



NOTES FOR CMOS DEVICES —

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

3 STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information in this document is current as of July, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
 third parties by or arising from the use of NEC semiconductor products listed in this document or any other
 liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
 patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of customer's equipment shall be done under the full
 responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
 parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).