

7300 PIXELS  $\times$  3 COLOR CCD LINEAR IMAGE SENSOR

## DESCRIPTION

The  $\mu$ PD3728DZ is a high-speed and high sensitive color CCD (Charge Coupled Device) linear image sensor which changes optical images to electrical signal and has the function of color separation.

The  $\mu$ PD3728DZ has 3 rows of 7300 pixels, and it is a 2-output/color type CCD sensor with 2 rows/color of charge transfer register, which transfers the photo signal electrons of 7300 pixels separately in odd and even pixels. Therefore, it is suitable for 600 dpi/A3 high-speed color digital copiers and so on.

## FEATURES


- Valid photocell : 7300 pixels  $\times$  3
- Photocell pitch : 10  $\mu$ m
- Line spacing : 40  $\mu$ m (4 lines) Red line - Green line, Green line - Blue line
- Color filter : Primary colors (red, green and blue), pigment filter (with light resistance  $10^7$  lx•hour)
- Resolution : 24 dot/mm A3 (297  $\times$  420 mm) size (shorter side)
- Drive clock level : CMOS output under 5 V operation
- Data rate : 40 MHz MAX. (20 MHz/1 output)
- Output type : 2 outputs in phase/color
- Power supply : +12 V
- On-chip circuits : Reset feed-through level clamp circuits  
Voltage amplifiers

## ORDERING INFORMATION

Part Number	Package
$\mu$ PD3728DZ	CCD linear image sensor 36-pin ceramic DIP (CERDIP) (15.24 mm (600))

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.  
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.


# BLOCK DIAGRAM




# PIN CONFIGURATION (Top View)

CCD linear image sensor 36-pin ceramic DIP (CERDIP) (15.24 mm (600))


• μPD3728DZ



## PHOTOCELL STRUCTURE DIAGRAM



## PHOTOCELL ARRAY STRUCTURE DIAGRAM (Line spacing)



# **ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = +25°C)**

Parameter	Symbol	Ratings	Unit
Output drain voltage	V <sub>OD</sub>	−0.3 to +15	V
Shift register clock voltage	V <sub>φ1</sub> , V <sub>φ1L</sub> , V <sub>φ10</sub> , V <sub>φ2</sub> , V <sub>φ20</sub>	−0.3 to +8	V
Reset gate clock voltage	V <sub>φRB</sub>	−0.3 to +8	V
Reset feed-through level clamp clock voltage	V <sub>φCLB</sub>	−0.3 to +8	V
Transfer gate clock voltage	V <sub>φTG1</sub> to V <sub>φTG3</sub>	−0.3 to +8	V
Operating ambient temperature	T <sub>A</sub>	−25 to +60	°C
Storage temperature	T <sub>stg</sub>	−40 to +100	°C

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

# **RECOMMENDED OPERATING CONDITIONS (T<sub>A</sub> = +25°C)**

Parameter	Symbol	Min.	Typ.	Max.	Unit
Output drain voltage	V <sub>OD</sub>	11.4	12.0	12.6	V
Shift register clock high level	V <sub>φ1H</sub> , V <sub>φ1LH</sub> , V <sub>φ10H</sub> , V <sub>φ2H</sub> , V <sub>φ20H</sub>	4.5	5.0	5.5	V
Shift register clock low level	V <sub>φ1L</sub> , V <sub>φ1LL</sub> , V <sub>φ10L</sub> , V <sub>φ2L</sub> , V <sub>φ20L</sub>	−0.3	0	+0.5	V
Reset gate clock high level	V <sub>φRBH</sub>	4.5	5.0	5.5	V
Reset gate clock low level	V <sub>φRBL</sub>	−0.3	0	+0.5	V
Reset feed-through level clamp clock high level	V <sub>φCLBH</sub>	4.5	5.0	5.5	V
Reset feed-through level clamp clock low level	V <sub>φCLBL</sub>	−0.3	0	+0.5	V
Transfer gate clock high level	V <sub>φTG1H</sub> to V <sub>φTG3H</sub>	4.5	V <sub>φ1H</sub> <sup>Note</sup> (V <sub>φ10H</sub> )	V <sub>φ1H</sub> <sup>Note</sup> (V <sub>φ10H</sub> )	V
Transfer gate clock low level	V <sub>φTG1L</sub> to V <sub>φTG3L</sub>	−0.3	0	+0.5	V
Data rate	2f <sub>φRB</sub>	—	2	40	MHz

**Note** When Transfer gate clock high level (V<sub>φTG1H</sub> to V<sub>φTG3H</sub>) is higher than Shift register clock high level (V<sub>φ1H</sub> (V<sub>φ10H</sub>)), Image lag can increase.

**Remark** Pin 9 ( φ10) and pin 28 ( φ20) should be open to decrease the influence of input clock noise to output signal waveform, in case of operating at low or middle speed range; data rate under 24 MHz or so.

# ELECTRICAL CHARACTERISTICS

$T_A = +25^{\circ}\text{C}$ ,  $V_{OD} = 12\text{ V}$ ,  $f_{\phi RB} = 1\text{ MHz}$ , data rate = 2 MHz, storage time = 10 ms, input signal clock = 5 V<sub>p-p</sub>,  
light source: 3200 K halogen lamp +C-500S (infrared cut filter, t = 1 mm)+HA-50 (heat absorbing filter, t = 3 mm)

Parameter		Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Saturation voltage		$V_{sat}$		1.5	2.0	—	V
Saturation exposure	Red	SER		—	0.35	—	lx•s
	Green	SEG		—	0.39	—	lx•s
	Blue	SEB		—	0.31	—	lx•s
Photo response non-uniformity		PRNU	$V_{OUT} = 1.0\text{ V}$	—	6.0	18.0	%
Average dark signal <sup>Note1</sup>		ADS1	Light shielding	—	1.0	5.0	mV
		ADS2		—	0.5	5.0	mV
Dark signal non-uniformity <sup>Note1</sup>		DSNU1	Light shielding	—	2.0	5.0	mV
		DSNU2		—	1.0	5.0	mV
Power consumption		$P_W$		—	600	800	mW
Output impedance		$Z_O$		—	0.3	0.5	kΩ
Response	Red	$R_R$		3.9	5.6	7.3	V/lx•s
	Green	$R_G$		3.6	5.1	6.6	V/lx•s
	Blue	$R_B$		4.5	6.4	8.3	V/lx•s
Image lag <sup>Note1</sup>		IL1	$V_{OUT} = 1.0\text{ V}$	—	2.0	5.0	%
		IL2		—	1.0	5.0	%
Offset level <sup>Note2</sup>		$V_{OS}$		4.0	5.0	6.0	V
Output fall delay time <sup>Note3</sup>		$t_d$	$V_{OUT} = 1.0\text{ V}$	—	20	—	ns
Register imbalance		RI	$V_{OUT} = 1.0\text{ V}$	0	—	4.0	%
Total transfer efficiency		TTE	$V_{OUT} = 1.0\text{ V}$ , data rate = 40 MHz	95	98	—	%
Response peak	Red			—	630	—	nm
	Green			—	540	—	nm
	Blue			—	460	—	nm
Dynamic range <sup>Note1</sup>		DR11	$V_{sat}/DSNU1$	—	1000	—	times
		DR12	$V_{sat}/DSNU2$	—	2000	—	times
		DR21	$V_{sat}/\sigma_{bit1}$	—	2000	—	times
		DR22	$V_{sat}/\sigma_{bit2}$	—	4000	—	times
Reset feed-through noise <sup>Note2</sup>		RFTN	Light shielding	−500	+200	+500	mV
Random noise <sup>Note1</sup>		$\sigma_{bit1}$	Light shielding, bit clamp mode ( $t_{cp} = 150\text{ ns}$ )	—	1.0	—	mV
		$\sigma_{bit2}$		—	0.5	—	mV
		$\sigma_{line1}$	Light shielding, line clamp mode ( $t_{l9} = 3\text{ }\mu\text{s}$ )	—	4.0	—	mV
		$\sigma_{line2}$		—	2.0	—	mV

**Notes 1.** ADS1, DSNU1, IL1, DR11, DR21,  $\sigma_{bit1}$  and  $\sigma_{line1}$  show the specification of  $V_{OUT1}$  and  $V_{OUT2}$ .

ADS2, DSNU2, IL2, DR12, DR22,  $\sigma_{bit2}$  and  $\sigma_{line2}$  show the specification of  $V_{OUT3}$  to  $V_{OUT6}$ .

**2.** Refer to **TIMING CHART 2, 5**.


**3.** When the fall time of  $\phi 1L$  ( $t_2'$ ) is the TYP. value (refer to **TIMING CHART 2, 5**).

**INPUT PIN CAPACITANCE** ( $T_A = +25^\circ\text{C}$ ,  $V_{OD} = 12\text{ V}$ )

Parameter	Symbol	Pin name	Pin No.	Min.	Typ.	Max.	Unit
Shift register clock pin capacitance 1	$C_{\phi 1}$	$\phi 1$	13	—	350	500	pF
			23	—	350	500	pF
		$\phi 10$	9	—	350	500	pF
Shift register clock pin capacitance 2	$C_{\phi 2}$	$\phi 2$	14	—	350	500	pF
			24	—	350	500	pF
		$\phi 20$	28	—	350	500	pF
Last stage shift register clock pin capacitance	$C_{\phi L}$	$\phi 1L$	29	—	10	—	pF
Reset gate clock pin capacitance	$C_{\phi RB}$	$\phi RB$	8	—	10	—	pF
Reset feed-through level clamp clock pin capacitance	$C_{\phi CLB}$	$\phi CLB$	30	—	10	—	pF
Transfer gate clock pin capacitance	$C_{\phi TG}$	$\phi TG1$	22	—	100	—	pF
		$\phi TG2$	21	—	100	—	pF
		$\phi TG3$	15	—	100	—	pF


**Remark** Pins 13, 23 ( $\phi 1$ ) and pin 9 ( $\phi 10$ ) are connected each other inside of the device.  
Pins 14, 24 ( $\phi 2$ ) and pin 28 ( $\phi 20$ ) are connected each other inside of the device.

**TIMING CHART 1 (Bit clamp mode, for each color)**




**Note** Input the  $\phi RB$  and  $\phi CLB$  pulses continuously during this period, too.

**TIMING CHART 2 (Bit clamp mode, for each color)**




Symbol	Min.	Typ.	Max.	Unit
$t1, t2$	0	50	—	ns
$t1', t2'$	0	5	—	ns
$t3$	17	50	—	ns
$t4$	5	200	—	ns
$t5, t6$	0	20	—	ns
$t7$	17	150	—	ns
$t8, t9$	0	20	—	ns
$t10$	-10 <sup>Note 1</sup>	+50	—	ns
$t11$	-5 <sup>Note 2</sup>	+50	—	ns
$t_{cp}$	5	150	—	ns


**Notes 1.** Min. of  $t10$  shows that the  $\phi RB$  and  $\phi CLB$  overlap each other.



**2.** Min. of  $t11$  shows that the  $\phi 1L$  and  $\phi CLB$  overlap each other.



**TIMING CHART 3 (Bit clamp, for each color)**




Symbol	Min.	Typ.	Max.	Unit
t11	-5 <sup>Note 2</sup>	+50	-	ns
t12	3000	10000	-	ns
t13, t14	0	50	-	ns
t15, t16	900	1000	-	ns

**Notes 1.** Input the  $\phi$  RB and  $\phi$  CLB pulses continuously during this period, too.


**2.** Min. of t11 shows that the  $\phi$  1L and  $\phi$  CLB overlap each other.



**$\phi$  1 ( $\phi$  10),  $\phi$  2 ( $\phi$  20) cross points**




**$\phi$  1L,  $\phi$  2 ( $\phi$  20) cross points**




**Remark** Adjust cross points ( $\phi$  1 ( $\phi$  10),  $\phi$  2 ( $\phi$  20)) and ( $\phi$  1L,  $\phi$  2 ( $\phi$  20)) with input resistance of each pin.

**TIMING CHART 4 (Line clamp mode, for each color)**




**TIMING CHART 5 (Line clamp mode, for each color)**



Symbol	Min.	Typ.	Max.	Unit
$t1, t2$	0	50	—	ns
$t1', t2'$	0	5	—	ns
$t3$	17	50	—	ns
$t4$	5	200	—	ns
$t5, t6$	5	20	—	ns

**TIMING CHART 6 (Line clamp mode, for each color)**




Symbol	Min.	Typ.	Max.	Unit
t12	3000	10000	—	ns
t13, t14	0	50	—	ns
t15, t16	900	1000	—	ns
t17, t18	100	1000	—	ns
t19	200	t12	—	ns
t20, t21	0	20	—	ns


**Note** Set the  $\phi RB$  pulse to high level during this period.

**Remark** Inverse pulse of the  $\phi TG1$  and  $\phi TG3$  can be used as  $\phi CLB$ .

### $\phi 1$ ( $\phi 10$ ), $\phi 2$ ( $\phi 20$ ) cross points



### $\phi 1L$ , $\phi 2$ ( $\phi 20$ ) cross points



**Remark** Adjust cross points ( $\phi 1$  ( $\phi 10$ ),  $\phi 2$  ( $\phi 20$ )) and ( $\phi 1L$ ,  $\phi 2$  ( $\phi 20$ )) with input resistance of each pin.

## DEFINITIONS OF CHARACTERISTIC ITEMS

1. Saturation voltage : **V<sub>sat</sub>**

Output signal voltage at which the response linearity is lost.

2. Saturation exposure : **SE**

Product of intensity of illumination (lx) and storage time (s) when saturation of output voltage occurs.

3. Photo response non-uniformity : **PRNU**


The output signal non-uniformity of all the valid pixels when the photosensitive surface is applied with the light of uniform illumination. This is calculated by the following formula.

$$\text{PRNU (\%)} = \frac{\Delta x}{\bar{x}} \times 100$$

$\Delta x$  : maximum of  $|x_j - \bar{x}|$

$$\bar{x} = \frac{\sum_{j=1}^{7300} x_j}{7300}$$

$x_j$  : Output voltage of valid pixel number j



4. Average dark signal : **ADS**

Average output signal voltage of all the valid pixels at light shielding. This is calculated by the following formula.

$$\text{ADS (mV)} = \frac{\sum_{j=1}^{7300} d_j}{7300}$$


$d_j$  : Dark signal of valid pixel number j

5. Dark signal non-uniformity : **DSNU**

Absolute maximum of the difference between ADS and voltage of the highest or lowest output pixel of all the valid pixels at light shielding. This is calculated by the following formula.

DSNU (mV) : maximum of  $|d_j - \text{ADS}|$   $|j = 1 \text{ to } 7300$

$d_j$  : Dark signal of valid pixel number  $j$



6. Output impedance : **Z<sub>o</sub>**

Impedance of the output pins viewed from outside.


7. Response : **R**

Output voltage divided by exposure (lx•s).

Note that the response varies with a light source (spectral characteristic).

8. Image lag : **IL**

The rate between the last output voltage and the next one after read out the data of a line.



$$\text{IL (\%)} = \frac{V_1}{V_{\text{OUT}}} \times 100$$

9. Register imbalance : **RI**

The rate of the difference between the averages of the output voltage of Odd and Even pixels, against the average output voltage of all the valid pixels. This is calculated by the following formula.

$$RI (\%) = \frac{\frac{2}{n} \left| \sum_{j=1}^{\frac{n}{2}} (V_{2j-1} - V_{2j}) \right|}{\frac{1}{n} \sum_{j=1}^n V_j} \times 100$$

$n$  : Number of valid pixels


$V_j$  : Output voltage of each pixel

10. Random noise : **σ**

Random noise is defined as the standard deviation of a valid pixel output signal with 100 times (=100 lines) data sampling at dark (light shielding). This is calculated by the following formula.




$$\sigma (mV) = \sqrt{\frac{\sum_{i=1}^{100} (V_i - \bar{V})^2}{100}}, \quad \bar{V} = \frac{1}{100} \sum_{i=1}^{100} V_i$$

$V_i$  : A valid pixel output signal among all of the valid pixels for each color




This is measured by the DC level sampling of only the signal level, not by CDS (Correlated Double Sampling).


# STANDARD CHARACTERISTIC CURVES (Nominal)



# APPLICATION CIRCUIT EXAMPLE




- Remarks 1.** Pin 9 ( $\phi 10$ ) and pin 28 ( $\phi 20$ ) should be open to decrease the influence of input clock noise to output signal waveform, in case of operating at low or middle speed range; data rate under 24 MHz or so.
- 2.** Inverters shown in the above application circuit example are the 74AC04.
- 3.** B1 to B6 in the application circuit example are shown in the figure below.



## PACKAGE DRAWING

# CCD LINEAR IMAGE SENSOR 36-PIN CERAMIC DIP (15.24 mm (600))



Name	Dimensions	Refractive index
Glass cap	$93.0 \times 9.0 \times 1.1$	1.5

- ※ 1 1st valid pixel ↔ Center of package
- ※ 2 The bottom of package ↔ The surface of the chip
- ※ 3 The surface of the chip ↔ The surface of the glass cap
- ※ 4 The tolerance of package dimension
  - ±0.25 : less than 10mm from W/F edge
  - ±0.50 : equal or more than 10mm from W/F edge

**36D-1 CCD-PKG2-3**

## RECOMMENDED SOLDERING CONDITIONS

When soldering this product, it is highly recommended to observe the conditions as shown below.

If other soldering processes are used, or if the soldering is performed under different conditions, please make sure to consult with our sales offices.

For more details, refer to our document “**Semiconductor Device Mounting Technology Manual**” (C10535E).

### Type of Through-hole Device

**μPD3728DZ : CCD linear image sensor 36-pin ceramic DIP (CERDIP) (15.24 mm (600))**

Process	Conditions
Partial heating method	Pin temperature : 300 °C or below, Heat time : 3 seconds or less (per pin)


## NOTES ON THE USE OF THE PACKAGE

The application of an excessive load to the package may cause the package to warp or break, or cause chips to come off internally. Particular care should be taken when mounting the package on the circuit board.

For this product, the reference value for the three-point bending strength<sup>Note</sup> is 180 [N] (at distance between supports: 70 mm). Avoid imposing a load, however, on the inside portion as viewed from the face on which the window (glass) is bonded to the package body (ceramic).

**Note** Three-point bending strength test

Distance between supports: 70 mm, Support R: R 2 mm, Loading rate: 0.5 mm/min.



[MEMO]

[MEMO]

## NOTES FOR CMOS DEVICES

**① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

**② HANDLING OF UNUSED INPUT PINS FOR CMOS**

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

**③ STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- **The information in this document is current as of July, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.**
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:  
 "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.  
 "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots  
 "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)  
 "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.  
 The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).