
MSM5299A

80-DOT LCD SEGMENT DRIVER

GENERAL DESCRIPTION


The MSM5299A is a dot matrix LCD segment driver LSI which is fabricated using CMOS low power metal gate technology. This LSI consists of an 80-bit bidirectional shift register, 80-bit latch, 80-bit level shifter and 80-bit 4-level driver.

It receives the display data, which is transferred in 4-bit parallel from a microcomputer or LCD controller LSI such as MSM6255, then outputs the LCD driving waveform to the LCD.


FEATURES

- Supply voltage : 4.5 to 5.5V
- LCD driving voltage : 8 to 28V
- Applicable LCD duty : 1/64 to 1/256
- LCD Output : 80
- The 4-bit parallel data processing has improved the transfer speed to 1/4 that of the conventional serial transfer, thereby achieving low power consumption
- Can be interfaced with the LCD controller LSI MSM6255
- Applicable common driver : MSM5298A (68 outputs)
- Package options:
 - 100-pin plastic QFP (QFP100-P-1420-0.65-K) (Product name : MSM5299AGS-K)
 - 100-pin plastic QFP (QFP100-P-1420-0.65-BK) (Product name : MSM5299AGS-BK)

BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



NC : No connection

100-Pin Plastic QFP

Note: The abbreviated part number "M5299A" is imprinted on the package surface.

ABSOLUTE MAXIMUM RATINGS(V_{SS}=0V)

Parameter	Symbol	Condition	Rating	Unit
Supply Voltage (1)	V _{DD}	T _a = 25°C	-0.3 to +6	V
Supply Voltage (2)	V _{LCD}	T _a = 25°C, V _{DD} - V _{EE} ^{*1}	0 to 30	V
Input Voltage	V _I	T _a = 25°C	-0.3 to V _{DD} +0.3	V
Storage Temperature	T _{STG}	—	-55 to +150	°C

*1 V_{DD} ≥ V₁ > V₃ > V₄ > V_{EE}**RECOMMENDED OPERATING CONDITIONS**(V_{SS}=0V)

Parameter	Symbol	Condition	Range	Unit
Supply Voltage (1)	V _{DD}	—	4.5 to 5.5	V
Supply Voltage (2)	V _{LCD}	V _{DD} - V _{EE} ^{*1}	8 to 28	V
Operating Temperature	T _{op}	—	-20 to +85	°C

*1 V_{DD} ≥ V₁ > V₃ > V₄ > V_{EE}

ELECTRICAL CHARACTERISTICS

DC Characteristics

(V_{DD} = 5V ± 10%, T_a = -20 to +85°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
"H" Input Voltage	V _{IH} *1	—	0.8V _{DD}	—	V _{DD}	V
"L" Input Voltage	V _{IL} *1	—	V _{SS}	—	0.2V _{DD}	V
"H" Input Current	V _{IH} *1	V _{IH} = V _{DD} , V _{DD} = 5.5V	—	—	1	μA
"H" Input Current	V _{IL} *1	V _{IL} = 0V, V _{DD} = 5.5V	—	—	-1	μA
"H" Output Voltage	V _{OH} *2	I _O = -0.2mA, V _{DD} = 4.5V	V _{DD} - 0.4	—	—	V
"L" Output Voltage	V _{OL} *2	I _O = 0.2mA, V _{DD} = 4.5V	—	—	0.4	V
ON Resistance	R _{ON} *4	V _{DD} - V _{EE} = 23V *3 V _N - V _O = 0.25V, V _{DD} = 4.5V	—	2	4	kΩ
Stand-by Current	I _{DDSBY}	f _{CP} = 1MHz, V _{DD} = 5.5V V _{DD} - V _{EE} = 26V, No load *5	—	—	200	μA
Supply Current (1)	I _{DD1}	f _{CP} = 1MHz, V _{DD} = 5.5V V _{DD} - V _{EE} = 26V, No load *6	—	—	3	mA
Supply Current (2)	I _V	f _{CP} = 1MHz, V _{DD} = 5.5V V _{DD} - V _{EE} = 26V, No load *7	—	—	±100	μA
Input Capacitance	C _I	f = 1MHz	—	5	—	pF

*1 Applicable to LOAD, CP, D₀ - D₃, \overline{EL} , \overline{ER} , SHL, DF, $\overline{DISP\ OFF}$

*2 Applicable to \overline{EL} , \overline{ER} .

*3 V_N = V_{DD} to V_{EE}, V₄ = $\frac{13}{15}$ (V_{DD} - V_{EE}), V₃ = $\frac{2}{15}$ (V_{DD} - V_{EE}), V₁ = V_{DD}

*4 Applicable to O₁ to O₈₀.

*5 Display data 1010f_{DF} = 40 Hz, Current from V_{DD} to V_{SS} when the display data is not processing.


*6 Display data 1010f_{DF} = 40 Hz, Current from V_{DD} to V_{SS} when the display data is processing.

*7 Display data 1010f_{DF} = 40 Hz, Current on V₁, V₃ and V₄.

Switching Characteristics

($V_{DD} = 5V \pm 10\%$, $T_a = -20$ to $+75^\circ C$, $C_L = 15pF$)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Clock Frequency	f_{CP}	DUTY=50%	—	—	3.4	MHz
Clock, Load Pulse Width	t_W	—	100	—	—	ns
Clock Pulse Rise/Fall Time	t_r, t_f	—	—	—	50	ns
Data Set-up Time	t_{DSU}	—	50	—	—	ns
Data Hold Time	t_{DHD}	—	80	—	—	ns
Load Set-up Time	t_{LSU}	—	90	—	—	ns
Load → Clock Time	t_{LC}	—	200	—	—	ns
Propagation Delay Time	t_{PHL}	—	—	—	224	ns
$\overline{ER}, \overline{EL}$ Set-up Time	t_{ESU}	—	70	—	—	ns



FUNCTIONAL DESCRIPTION

Pin Functional Description

- \overline{ER} , \overline{EL}

Pin	Input/Output	SHL	Description
\overline{ER}	Input	L	Input pin to ENABLE F/F of MSM5299A.
\overline{EL}	Output		Output pin of ENABLE F/F. \overline{EL} is connected to next MSM5299A's \overline{ER} when MSM5299As are connected in series (cascade connection).
\overline{EL}	Input	H	Input pin to ENABLE F/F of MSM5299A.
\overline{ER}	Output		Output pin of ENABLE F/F. \overline{ER} is connected to next MSM5299A's \overline{EL} when MSM5299As are connected in series (cascade connection).

When single MSM5299A is used, \overline{ER} (\overline{EL}) should be set at "L" level.

When a cascade connection is required, set the \overline{ER} (\overline{EL}) pin of the first MSM5299A at "L" level and connect the \overline{EL} (\overline{ER}) pin of the first MSM5299A to the \overline{ER} (\overline{EL}) pin of the second MSM5299A, then connect the \overline{EL} (\overline{ER}) pin of the second MSM5299A to the \overline{ER} (\overline{EL}) pin of the third MSM5299A.

- **CP**

Clock pulse input pin for the 4-bit parallel shift register. The data is shifted to 4 × 20-bit shift register at the falling edge of the clock pulse. The clock pulse is activated when the ENABLE F/F is set and is deactivated when the ENABLE F/F is not set.

- **SHL**

Input pin to switch the input or output of pins \overline{ER} and \overline{EL} , and the shift direction of the 4-bit parallel bidirectional shift register.

The shift direction of the 4-bit parallel data, the correspondence of the data D_0 to D_3 to the driver outputs O_1 to O_{80} , and the input and output state of pins \overline{ER} and \overline{EL} are shown in the table below.

SHL	\overline{ER}	\overline{EL}	Shift direction
L	Input	Output	$D_0 \rightarrow O_1 \rightarrow O_5 \rightarrow \dots \rightarrow O_{77}$
			$D_1 \rightarrow O_2 \rightarrow O_6 \rightarrow \dots \rightarrow O_{78}$
			$D_2 \rightarrow O_3 \rightarrow O_7 \rightarrow \dots \rightarrow O_{79}$
			$D_3 \rightarrow O_4 \rightarrow O_8 \rightarrow \dots \rightarrow O_{80}$
H	Output	Input	$D_0 \rightarrow O_{80} \rightarrow O_{76} \rightarrow \dots \rightarrow O_4$
			$D_1 \rightarrow O_{79} \rightarrow O_{75} \rightarrow \dots \rightarrow O_3$
			$D_2 \rightarrow O_{78} \rightarrow O_{74} \rightarrow \dots \rightarrow O_2$
			$D_3 \rightarrow O_{77} \rightarrow O_{73} \rightarrow \dots \rightarrow O_1$

↑
↑
end data
start data

- **D₀, D₁, D₂, D₃**

Display data input pins for 4 × 20-bit shift register. The display data is clocked into the shift register at the falling edge of the clock pulse. The combinations of D₀ to D₃ level, DF signal level, display data output level and the display on the LCD panel are described on the table below.

D₀ to D₃	DF	Display data output level	Display on the LCD
L	L	Nonselect level (V ₃)	OFF
H	L	Select level (V ₁)	ON
L	H	Nonselect level (V ₄)	OFF
H	H	Select level (V _{EE})	ON

- **LOAD**

The signal for latching the shift register contents is input to this pin. The display data stored in the shift register is latched at the falling edge of the load pulse.

- **DF**

Synchronous signal input pin for alternate signal for LCD driving.

- **V_{DD}, V_{SS}**

Supply voltage pins, V_{DD} should be 4.5 to 5.5V. V_{SS} is a ground pin (V_{SS} = 0V)

- **V₁, V₃, V₄, V_{EE}**

Bias supply voltage pin to drive the LCD. Use an external bias voltage supply for driving the LCD.

- O₁ - O₈₀**
 Display data output pins, which correspond to the respective latch contents. One of V₁, V₃, V₄ and V_{EE} is selected as a display driving voltage source according to the combination of the latched data level and DF signal. Refer to the Truth Table.
 The outputs O₁ to O₈₀ are connected to the segment side of the LCD panel.
- DISP OFF**
 Input pin to control outputs of O₁ to O₈₀. V₁ level is output from O₁ to O₈₀ pins during "L" level input. Refer to the Truth Table.

Truth Table

DF	Latched data	DISP OFF	LCD driver output (O ₁ - O ₈₀)
L	L	H	V ₃
L	H	H	V ₁
H	L	H	V ₄
H	H	H	V _{EE}
X	X	L	V ₁

X : Don't care

NOTES ON USE

Note the following when turning power on and off:

The LCD drivers of this IC require a high voltage. For this reason, if a high voltage is applied to the LCD drivers with the logic power supply floating, excess current flows. This may damage the IC. Be sure to carry out the following power-on and power-off sequences:

When turning power on:


First V_{DD} ON, next V_{EE}, V₄, V₃, V₁ ON. Or both ON at the same time.

When turning power off:

First V_{EE}, V₄, V₃, V₁ OFF, next V_{DD} OFF. Or both OFF at the same time.

PACKAGE DIMENSIONS


(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).